


CPE/EE 422/522
Advanced Logic Design
L16

Electrical and Computer Engineering
 University of Alabama in Huntsville

Review: State Machine Charts


- SM chart or ASM (*Algorithmic State Machine*) chart
- Easier to understand the operation of digital system by examining of the SM chart instead of equivalent state graph
- SM chart leads directly to hardware realization

Components of SM charts




SM Blocks

SM chart is constructed from SM blocks



Equivalent SM Blocks




21/07/2003

UAH-CPE/EE 422/522 ©AM

5

Equivalent SM Charts for Comb Networks




21/07/2003

UAH-CPE/EE 422/522 ©AM

6

Block with Feedback




21/07/2003

UAH-CPE/EE 422/522 ©AM

7

Equivalent SM Blocks




21/07/2003

UAH-CPE/EE 422/522 ©AM

8

Converting a State Graph to an SM Chart




21/07/2003

UAH-CPE/EE 422/522 ©AM

9

Networks for Arithmetic Operations

Case Study: Serial Adder with Accumulator



21/07/2003


UAH-CPE/EE 422/522 ©AM

10

Networks for Arithmetic Operations

Serial Adder with Accumulator

	X	Y	c_i	sum _i	c_{i+1}
t_0	0101	0111	0	0	1
t_1	0010	1011	1	0	1
t_2	0001	1101	1	1	1
t_3	1000	1110	1	1	0
t_4	1100	0111	0	(1)	(0)



Present State	Next State		Present Output (Sh)	
	N=0	N=1	N=0	N=1
S_0	S_0	S_1	0	1
S_1	S_2	S_2	1	1
S_2	S_3	S_3	1	1
S_3	S_0	S_0	1	1

21/07/2003

UAH-CPE/EE 422/522 ©AM

11

State Graphs for Control Networks

- Use variable names instead of 0s and 1s
 - E.g., $X_i X_j / Z_p Z_q$
 - if X_i and X_j inputs are 1, the outputs Z_p and Z_q are 1 (all other outputs are 0s)
 - E.g., $X = X_1 X_2 X_3 X_4$, $Z = Z_1 Z_2 Z_3 Z_4$
 - $X_1 X_4 / Z_2 Z_3 = 1 \text{ -- } 0 / 0 1 1 0$

21/07/2003

UAH-CPE/EE 422/522 ©AM

12

Constraints on Input Labels

- Assume: I – input expression => we traverse the arc when $I=1$

1. If I_i and I_j are any pair of input labels on arcs exiting state S_k , then $I_i I_j = 0$ if $i \neq j$.

Assures that at most one input label can be 1 at any given time

2. If n arcs exit state S_k and the n arcs have input labels I_1, I_2, \dots, I_n , respectively, then $I_1 + I_2 + \dots + I_n = 1$.

Assures that at least one input label will be 1 at any given time



1 + 2: Exactly one label will be 1 => the next state will be uniquely defined for every input combination

21/07/2003

UAH-CPE/EE 422/522 ©AM

13

Constraints on Input Labels (cont'd)




21/07/2003

UAH-CPE/EE 422/522 ©AM

14

Networks for Arithmetic Operations

Case Study: Serial Parallel Multiplier




Note: we use unsigned binary numbers

21/07/2003

UAH-CPE/EE 422/522 ©AM

15

Block Diagram of a Binary Multiplier



Ad – add signal // adder outputs are stored into the ACC

Sh – shift signal // shift all 9 bits to right

Ld – load signal // load multiplier into the 4 lower bits of the ACC and clear the upper 5 bits

21/07/2003

UAH-CPE/EE 422/522 ©AM

16

Multiplication Example

```

initial contents of product register  0 0 0 0 0 1 0 1 1 ← M (11)
add multiplicand since M=1          1 1 0 1 1
after addition                       0 1 1 0 1 1 0 1 1
after shift                          0 0 1 1 0 1 1 0 1 ← M
add multiplicand since M=1          1 1 0 1 1
after addition                       0 1 0 1 1 1 1 0 1 ← M
after shift                          0 1 0 0 1 1 1 1 0 ← M
skip addition since M=0
after shift                          0 0 1 0 0 1 1 1 1 ← M
add multiplicand since M=1          1 1 0 1 1
after addition                       0 1 0 0 1 1 1 1 1
after shift (final answer)          0 1 0 0 0 1 1 1 1 (145)

```


dividing line between product and multiplier

21/07/2003

UAH-CPE/EE 422/522 ©AM

17

State Graph for Binary Multiplier



21/07/2003

UAH-CPE/EE 422/522 ©AM

18

Behavioral VHDL Model

```

library BITLIB;
use BITLIB.bit_pack.all;
entity mult4X4 is
  port (Ck, St: in bit;
        Mpier, Mcand : in bit_vector(3 downto 0);
        Done: out bit);
end mult4X4;

architecture behav of mult4X4 is
  signal State: integer range 0 to 9;
  signal ACC: bit_vector(8 downto 0);
  alias M: bit is ACC(0);
begin
  process
  begin
    wait until Ck = '1';
    case State is
      when 0 =>
        if St='1' then
          ACC(8 downto 4) <= "00000";
          ACC(3 downto 0) <= Mpier;
          State <= 1;
        end if;
      -- executes on rising edge of clock
      -- initial State
      -- Begin cycle
      -- load the multiplier
      -- State <= 1;
    end case;
  end process;
end behav;

```

21/07/2003

UAH-CPE/EE 422/522 ©AM

19

Behavioral VHDL Model (cont'd)

```

when 1 | 3 | 5 | 7 =>
  if M = '1' then
    ACC(8 downto 4) <= add9(ACC(7 downto 4), Mcand, '0');
    State <= State + 1;
  else
    ACC <= '0' & ACC(8 downto 3);
    State <= State + 2;
  end if;
when 2 | 4 | 6 | 8 =>
  ACC <= '0' & ACC(8 downto 1);
  State <= State + 1;
when 9 =>
  State <= 0;
end case;
end process;
Done <= '1' when State = 9 else '0';
end behav;

```

21/07/2003

UAH-CPE/EE 422/522 ©AM

20

Multiplier Control with Counter

- Current design: control part generates the control signals (shift/add) and counts the number of steps
- If the number of bits is large (e.g., 64), the control network can be divided into a counter and a shift/add control

21/07/2003

UAH-CPE/EE 422/522 ©AM

21

Multiplier Control with Counter (cont'd)



Add-shifts control: tests St and M and generates the proper sequence of add and shift signals

Counter control: counter generates a completion signal K that stops the multiplier after the proper number of shifts have been completed

21/07/2003

UAH-CPE/EE 422/522 ©AM

22

Multiplier Control with Counter (cont'd)



- Increment counter each time a shift signal is generated
- Generate K after n-1 shifts occurred

21/07/2003

UAH-CPE/EE 422/522 ©AM

23

Operation of a Multiplier Using Counter

Time	State	Counter	Product Register	St	M	K	Load	Ad	Sh	Done
t0	S0	00	00000000	0	0	0	0	0	0	0
t1	S0	00	00000000	0	0	0	1	0	0	0
t2	S1	00	000001011	0	1	0	0	1	0	0
t3	S2	00	01101100	0	1	0	0	0	1	0
t4	S1	01	001101101	0	1	0	0	1	0	0
t5	S2	01	100111100	1	0	0	0	0	1	0
t6	S1	10	010011110	0	0	0	0	0	1	0
t7	S1	11	001001111	0	1	1	0	1	0	0
t8	S2	11	100011111	0	1	1	0	0	1	0
t9	S3	00	010001111	0	1	0	0	0	0	1

21/07/2003

UAH-CPE/EE 422/522 ©AM

24

Array Multiplier

	X_3	X_2	X_1	X_0	Multiplicand				
	Y_3	Y_2	Y_1	Y_0	Multiplier				
	X_2Y_0	X_2Y_1	X_1Y_0	X_0Y_0	partial product 0				
	X_1Y_1	X_2Y_1	X_1Y_1	X_0Y_1	partial product 1				
	C_{12}	C_{11}	C_{10}		1st row carries				
	C_{11}	S_{12}	S_{11}	S_{10}	1st row sums				
	X_1Y_2	X_2Y_2	X_1Y_2	X_0Y_2	partial product 2				
	C_{22}	C_{21}	C_{20}		2nd row carries				
	C_{21}	S_{22}	S_{21}	S_{20}	2nd row sums				
	X_1Y_3	X_2Y_3	X_1Y_3	X_0Y_3	partial product 3				
	C_{32}	C_{31}	C_{30}		3rd row carries				
	C_{31}	S_{32}	S_{31}	S_{30}	3rd row sums				
	P_7	P_6	P_5	P_4	P_3	P_2	P_1	P_0	final product


- What do we need to realize Array Multiplier?
- AND gates = ?
- FA = ?
- HA = ?

21/07/2003

UAH-CPE/EE 422/522 ©AM

25

Array Multiplier (cont'd)



21/07/2003

UAH-CPE/EE 422/522 ©AM

26

Array Multiplier (cont'd)

- Complexity of the N-bit array multiplier
 - number of AND gates = ?
 - number of HA = ?
 - number of FA = ?
- Delay
 - t_g – longest AND gate delay
 - t_{ad} – longest possible delay through an adder

21/07/2003

UAH-CPE/EE 422/522 ©AM

27

Multiplication of Signed Binary Numbers

- How to multiply signed binary numbers?
- Procedure
 - Complement the multiplier if negative
 - Complement the multiplicand if negative
 - Multiply two positive binary numbers
 - Complement the product if it should be negative
- Simple but requires more hardware and time than other available methods

21/07/2003

UAH-CPE/EE 422/522 ©AM

28

Multiplication of Signed Binary Numbers


- Four cases
 - Multiplicand is positive, multiplier is positive
 - Multiplicand is negative, multiplier is positive
 - Multiplicand is positive, multiplier is negative
 - Multiplicand is negative, multiplier is negative
- Examples
 - $0111 \times 0101 = ?$
 - $1101 \times 0101 = ?$
 - $0101 \times 1101 = ?$
 - $1011 \times 1101 = ?$
 - Preserve the sign of the partial product at each step
 - If multiplier is negative, complement the multiplicand before adding it in at the last step

21/07/2003

UAH-CPE/EE 422/522 ©AM

29

2's Complement Multiplier




21/07/2003

UAH-CPE/EE 422/522 ©AM

30

State Graph for 2's Complement Multiplier




21/07/2003

UAH-CPE/EE 422/522 ©AM

31

Faster Multiplier




- Move wires from the adder outputs one position to the right => add and shift can occur at the same clock cycle

21/07/2003

UAH-CPE/EE 422/522 ©AM

32

State Graph for Faster Multiplier



21/07/2003

UAH-CPE/EE 422/522 ©AM

33

Behavioral Model for Faster Multiplier

```

library RTLIB;
use RTLIB.bit_pack.all;

entity mul2C is
  port (CLK, St: in bit;
        Mplus, Mcard: in bit_vector(3 downto 0);
        Product: out bit_vector(6 downto 0);
        Done: out bit);
end mul2C;

architecture behave of mul2C is
  signal State: integer range 0 to 5;
  signal A, B: bit_vector(3 downto 0);
  alias M: bit is M(0);

begin
  process
    variable addout: bit_vector(4 downto 0);
  begin
    wait until CLK = '1';
    case State is
      when 0 => -- Initial State
        if St = '1' then
          A <= "0000"; -- Begin cycle
          B <= Mplus; -- load the multiplier
          State <= 1;
        end if;
    end case;
  end process;
end behave;
  
```

21/07/2003

UAH-CPE/EE 422/522 ©AM

34

Behavioral Model for Faster Multiplier

```

when i | 2 | 3 => -- "add/shift" State
  if M = '1' then
    addout := add4(A, Mcard, '0'); -- Add multiplicand to A and shift
    A <= Mcard(3) & addout(3 downto 1);
    B <= addout(0) & B(3 downto 1);
  else
    A <= A(3) & A(3 downto 1); -- Arithmetic right shift
    B <= A(0) & B(3 downto 1);
  end if;
  State <= State + 1;
when i <> 0 => -- add complement if sign bit
  if M = '1' then
    addout := add4(A, not Mcard, '1');
    A <= not Mcard(3) & addout(3 downto 1);
    B <= addout(0) & B(3 downto 1);
  else
    A <= A(3) & A(3 downto 1); -- Arithmetic right shift
    B <= A(0) & B(3 downto 1);
  end if;
  State <= 5; wait for 0 ns;
  Done <= '1'; Product <= A(2 downto 0) & B;
when 5 =>
  State <= 0;
  Done <= '0';
end case;
end process;
end behave;
  
```

21/07/2003

UAH-CPE/EE 422/522 ©AM

35

Command File and Simulation

```

-- command file to test signed multiplier
inc CLK St State A B Done Product
force st 1 2, 5, 23
force clk 1 0, 0 10 - repeat 20
-- (5/8 * -3/8)
force Mcard 0101
force Mplus 1101
run 120
  
```

ns	delta	CLK	St	State	A	B	Done	Product
0	+1	1	0	0	0000	0000	0	0000000
2	+0	1	1	0	0000	0000	0	0000000
10	+0	0	1	0	0000	0000	0	0000000
20	+1	1	1	1	0000	1101	0	0000000
22	+0	1	0	1	0000	1101	0	0000000
30	+0	0	0	1	0000	1101	0	0000000
40	+1	1	0	2	0010	1101	0	0000000
50	+0	0	0	2	0010	1101	0	0000000
60	+1	1	0	3	0001	0111	0	0000000
70	+0	0	0	3	0001	0111	0	0000000
80	+1	1	0	4	0011	0011	0	0000000
90	+0	0	0	4	0011	0011	0	0000000
100	+2	1	0	5	1111	0001	1	1110001
110	+0	0	0	5	1111	0001	1	1110001
120	+1	1	0	0	1111	0001	0	1110001

21/07/2003

UAH-CPE/EE 422/522 ©AM

36

Test Bench for Signed Multiplier

```
library IEEE;
use IEEE.std_logic_arith;
entity testbench is end testbench;
architecture testbench of testbench is
component mult8
port(CLK: in std_logic;
      M1and: in bit_vector(7 downto 0);
      Product: out bit_vector(15 downto 0);
      Done: out std_logic);
end component;
constant N: integer := 11;
type arr is array(1 to N) of bit_vector(7 downto 0);
constant M1andarr: arr := ("0111", "1101", "0101", "1101", "0111", "1000", "0111",
                          "1000", "0000", "1111", "1011");
constant M2andarr: arr := ("0101", "0001", "1101", "1101", "0111", "0111", "1000",
                          "1100", "1101", "1111", "0000");
signal CLK: std_logic;
signal M1and: bit_vector(7 downto 0);
signal Product: bit_vector(15 downto 0);
signal Done: std_logic;
begin
  CLK <= not CLK after 10 ns;
  process
  begin
    for i in 1 to N loop
      M1and <= M1andarr(i); M2and <= M2andarr(i); SI <= '1';
      wait until rising_edge(CLK); SI <= '0'; wait until falling_edge(Done);
    end loop;
  end process;
  testbench: mult8 port map(CLK, SI, M1and, M2and, Product, Done);
end testbench;
```

21/07/2003

UAH-CPE/EE 422/522 ©AM

37